InspireSemi and E4 Unveil Thunderbird RISC-V Accelerator at RISC-V Europe Summit
Inspire Semiconductor and E4 Computer Engineering will present the Thunderbird accelerator at the RISC-V Europe Summit from June 8-12, 2026. This collaboration aims to advance HPC and AI technologies using the RISC-V architecture, promising enhanced performance and lower operational costs.
Theia Market Signal Identification - AI Assisted
Inspire Semiconductor Holdings Inc. and E4 Computer Engineering will showcase the Thunderbird computing platform at the RISC-V Europe Summit in Bologna, Italy, from June 8-12, 2026. The Thunderbird accelerator features 1,536 64-bit CPU cores optimized for double precision math, interconnected by a low latency on-chip network.
Initial deployments are set for Q4 2026 with PCIe server-class add-in cards, each offering 6,144 CPU cores. E4 plans to incorporate Thunderbird in its servers, targeting the HPC and AI markets. This partnership focuses on achieving energy efficiency and reducing Total Cost of Ownership (TCO) for HPC applications. The collaboration may reshape the competitive landscape for advanced computing solutions in Europe.
Comments